

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 09-153628

(43)Date of publication of application : 10.06.1997

(51)Int.Cl.

H01L 29/861
H01L 27/12
H01L 29/872
H01L 29/786

(21)Application number : 07-332514

(71)Applicant : NIPPON TELEGR & TELEPH
CORP <NTT>

(22)Date of filing : 29.11.1995


(72)Inventor : YAMASHITA NOBUHIKO
MATSUMOTO SATOSHI
YANAI TOSHIKI

(54) RECTIFIER DEVICE

(57)Abstract:

PROBLEM TO BE SOLVED: To reduce a forward voltage such that a forward current starts flowing and reduce a reverse voltage, by commonly connecting a gate electrode with a first wiring metal layer to form an anode terminal and causing a second wiring metal layer to be a cathode terminal.

SOLUTION: By applying a voltage so that an anode terminal 10 is positively charged and a cathode terminal 11 is negatively charged, a channel is formed on the interface of a second semiconductor region 4 with a gate insulating film 6. As a result, a current path is formed from a first semiconductor region 3 via the channel to a third semiconductor region 5. Conditions for forming the channel are adjustable by physical constants, such as, the density of impurity in the second semiconductor region 4, the thickness of the gate insulating film 6, and the type of a gate electrode 8. The constants may be so selected that the channel is formed at a forward voltage between anode and cathode being not lower than 0V. If a lower voltage is applied to the anode terminal 10 than the voltage applied to the cathode terminal 11, no channel is formed in the second semiconductor region 4.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] A rectifying device characterized by using a metal layer for wiring of the above 2nd as a cathode terminal while having the following, making common connection of the above-mentioned gate electrode and the metal layer for wiring of the above 1st and considering as an anode terminal. A support substrate which has a pad insulating layer in a 1st principal plane side A single crystal semiconductor film which has the 3rd semiconductor region of the 1st electric conduction form which does not adjoin the 1st semiconductor region of the above while adjoining the 1st semiconductor region of the 1st electric conduction form, and this 1st semiconductor region and adjoining the 2nd semiconductor region and this 2nd semiconductor region of an electric conduction form opposite to the 1st electric conduction form, and was prepared in the above-mentioned insulating-layer upper surface

[2nd] A gate electrode formed in the surface of the 2nd semiconductor region of the above by intervening in a gate insulator layer The 1st metal layer for wiring by which ohmic contact was carried out to the surface of the 1st semiconductor region of the above, and the 2nd metal layer for wiring by which ohmic contact was carried out to the surface of the 3rd semiconductor region of the above

[Claim 2] A rectifying device characterized by using a metal layer for wiring of the above 2nd as a cathode terminal while having the following, making common connection of the above-mentioned gate electrode and the metal layer for wiring of the above 1st and considering as an anode terminal. A support substrate which has a pad insulating layer in a 1st principal plane side A single crystal semiconductor film which does not adjoin the 1st semiconductor region of the above while adjoining the 1st semiconductor region and this 1st semiconductor region and adjoining the 2nd semiconductor region and this 2nd semiconductor region of low high impurity concentration compared with this 1st semiconductor region in the same electric conduction form as this 1st semiconductor region, but has the 3rd semiconductor region of high high impurity concentration compared with the 2nd semiconductor region of the above in the same electric conduction form as the 1st semiconductor region of the above, and was prepared on the above-mentioned insulating layer A gate electrode formed in the surface of the 2nd semiconductor region of the above by intervening in a gate insulator layer The 1st metal layer for wiring by which ohmic contact was carried out to the surface of the 1st semiconductor region of the above, and the 2nd metal layer for wiring by which ohmic contact was carried out to the surface of the 3rd semiconductor region of the above

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[The technical field to which invention belongs] This invention relates to the rectifying device which made low forward voltage to which the rectifying device used for switching power supplies, such as a DC-DC converter, etc. is started, especially forward current begins to flow, and made the reverse current small.

[0002]

[Description of the Prior Art] The structure of the Schottky barrier diode generally used as a rectifying device is shown in drawing 5. For the semiconductor region of low high impurity concentration, and 23, as for the metal layer for wiring, and 26, in this drawing, a barrier metal, and 24 and 25 are [21 / a semiconductor substrate and 22 / an anode terminal and 27] cathode terminals. In this example, as for the semiconductor substrate 21 and a semiconductor region 22, the silicon semiconductor of n form is used, for example.

[0003] A dotted line shows the voltage/current characteristic of shot key-ber diode to drawing 2. When forward voltage (the anode terminal 26 is high potential from the cathode terminal 27) is impressed, in order for forward current to flow, a certain amount of voltage needs to be added. This forward voltage changes with the physical properties of the plane of composition of the barrier metal 23, its barrier metal 23, and a semiconductor region 22, and is about [0.3-1.0V] magnitude in usual. When reverse voltage (the anode terminal 26 is low voltage from the cathode terminal 27) is impressed, the reverse current of a Schottky barrier diode is large, and has forward voltage and the relation of a trade-off.

[0004]

[Problem(s) to be Solved by the Invention] Generally, in order to reduce the loss in a rectifying device, it is necessary to reduce a forward voltage drop. The problem of becoming large relatively and becoming the failure of low-battery-izing has loss according to a rectifying device in case output voltage of switching power supplies, such as a DC-DC converter which supplies current, is especially low-battery-ized in order to respond to this, since progress of low-battery-izing of operating voltage is remarkable in a microprocessor etc. However, in a Schottky barrier diode, since the reverse current increased when the forward voltage drop was made small based on the above-mentioned request, there was a problem that low-loss-izing was difficult.

[0005] The purpose of this invention also reduces a reverse current with reduction of the forward voltage to which forward current begins to flow, and uses as an offer plug the rectifying device which has improved the opposite property made conventionally difficult.

[0006]

[Means for Solving the Problem] For this reason, a support substrate with which the 1st invention has a pad insulating layer in a 1st principal plane side, The 1st semiconductor region of the 1st electric conduction form and this 1st semiconductor region are adjoined. The 2nd semiconductor region of the 2nd electric conduction form opposite to the 1st electric conduction form, And a single crystal semiconductor film which has the 3rd semiconductor region of the 1st electric conduction form which

does not adjoin the 1st semiconductor region of the above while adjoining this 2nd semiconductor region, and was prepared in the above-mentioned insulating-layer upper surface, A gate electrode formed in the surface of the 2nd semiconductor region of the above by intervening in a gate insulator layer, The 1st metal layer for wiring by which ohmic contact was carried out to the surface of the 1st semiconductor region of the above, While providing the 2nd metal layer for wiring by which ohmic contact was carried out to the surface of the 3rd semiconductor region of the above, making common connection of the above-mentioned gate electrode and the metal layer for wiring of the above 1st and considering as an anode terminal It constituted as a rectifying device characterized by using a metal layer for wiring of the above 2nd as a cathode terminal.

[0007] A support substrate with which the 2nd invention has a pad insulating layer in a 1st principal plane side; and the 1st semiconductor region, This 1st semiconductor region is adjoined and it compares with this 1st semiconductor region in the same electric conduction form as this 1st semiconductor region. The 2nd semiconductor region of low high impurity concentration, And while adjoining this 2nd semiconductor region, the 1st semiconductor region of the above is not adjoined. A single crystal semiconductor film which has the 3rd semiconductor region of high high impurity concentration compared with the 2nd semiconductor region of the above in the same electric conduction form as the 1st semiconductor region of the above, and was prepared on the above-mentioned insulating layer, A gate electrode formed in the surface of the 2nd semiconductor region of the above by intervening in a gate insulator layer, The 1st metal layer for wiring by which ohmic contact was carried out to the surface of the 1st semiconductor region of the above, While providing the 2nd metal layer for wiring by which ohmic contact was carried out to the surface of the 3rd semiconductor region of the above, making common connection of the above-mentioned gate electrode and the metal layer for wiring of the above 1st and considering as an anode terminal It constituted as a rectifying device characterized by using a metal layer for wiring of the above 2nd as a cathode terminal.

[0008]

[Embodiment of the Invention]

[Gestalt of the 1st operation] drawing 1 is the cross section of the rectifying device in which the gestalt of operation of the 1st of this invention is shown. In this drawing, it is the pad insulating layer which formed 1 in the support substrate and formed 2 in the upper surface of the support substrate 1. The 1st semiconductor region and 4 continue in a longitudinal direction in the single crystal semiconductor film which the 2nd semiconductor region and 5 are the 3rd semiconductor region, and was respectively formed on the insulating layer 2, adjoin, and 3 is formed. Moreover, the gate insulator layer in which 6 was formed on the upper surface of the 2nd semiconductor region 4, the metal layer for wiring which carried out ohmic contact of 7 to the upper surface of the 1st semiconductor region 3, the gate electrode in which 8 was formed on the upper surface of the gate insulator layer 6, and 9 are the metal layers for wiring which carried out ohmic contact to the upper surface of the 3rd semiconductor region 5. The anode terminal with which 10 made common connection of the metal layer 7 for wiring and the gate electrode 8, and 11 are the cathode terminals which connected the metal layer 9 for wiring.

[0009] As a support substrate 1, silicon, germanium, GaAs, etc. can be used as a single crystal semiconductor film which formed the 1st - the 3rd semiconductor region 3-5 for silicon, sapphire, a diamond, etc. again. Here, it assumes using silicon as the support substrate 1 and semiconductor regions 3-5, and using the SOI (Silicon on Insulator) structure where the thickness of the silicon film of the semiconductor regions 3-5 is 0.1-0.5 micrometers. The 1st semiconductor region 3 and 3rd semiconductor region 5 are n form, and in order to obtain ohmic contact with the metal layers 7 and 9 for wiring, they make high impurity concentration the concentration of the range of $1 \times 10^{19} \text{cm}^{-3}$ - $1 \times 10^{21} \text{cm}^{-3}$. The 2nd semiconductor region 4 is made into low concentration rather than the high impurity concentration of the 1st and 3rd semiconductor region 3 and 5, when making it into p form or n form and making it into n form.

[0010] Now, if the anode terminal 10 impresses voltage E so that positive and the cathode terminal 11 may serve as negative as shown in drawing 3 (forward direction), when the 2nd semiconductor region 4 is p form, an inversion layer is formed in an interface with the gate insulator layer 6 in the 2nd

semiconductor region 4, when it is low-concentration n form, an accumulation layer will be formed, and this inversion layer or accumulation layer will serve as a channel. Consequently, between the 1st - the 3rd semiconductor region 3-5 is the same electric conduction form, and is connected in the 2nd semiconductor region 4 of low resistance. That is, as the current path was formed of the 1st semiconductor region 3. -> channel -> 3rd semiconductor region 5 and it was shown in drawing 3, it is forward current I_f . It flows.

[0011] A continuous line shows this voltage/current characteristic to drawing 2. Forward current I_f is expressed to the 1st **** of drawing 2. Physical constants, such as unseasonable object concentration of the 2nd semiconductor region 4, thickness of the gate insulator layer 6, and a class of gate electrode 8, can adjust the formation conditions of the above-mentioned channel, and when the forward direction applied voltage between anode cathodes choose the constant so that a channel may be form more than by 0V; the property that forward current begin to flow from about 0V as showed in drawing 2 can be realize.

[0012] When you make the 2nd semiconductor region 4 into p form, let thickness of $5 \times 10^{15} \text{cm}^{-3}$ and the gate insulator layer 6 to 50nm, and, specifically, let the gate electrode 8 be n form polish recon for the high impurity concentration of the semiconductor region 4 (p form). Moreover, thickness of $2 \times 10^{15} \text{cm}^{-3}$ and the gate insulator layer 6 is made to 50nm, and it makes the gate electrode 8 p form polish recon for the high impurity concentration of the semiconductor region 4 (n form), when making the 2nd semiconductor region 4 into n form. The above mentioned property is acquired by doing in this way.

[0013] In this way, it is clarified by drawing 2 rather than the Schottky barrier diode with the forward voltage required for the rectifying device by this invention which is a work function, silicon surface level, etc. of a barrier metal that a forward voltage drop can be reduced.

[0014] On the other hand, drawing 4 explains the case where reverse voltage is impressed. A channel will not be formed in the 2nd semiconductor region 4 if voltage-E (reverse voltage) lower than the cathode terminal 11 is impressed to the anode terminal 10. Namely, since this 2nd semiconductor region 4 is formed by the thin silicon film which used the SOI substrate, a depletion layer occupies the whole region of the 2nd semiconductor region 4, and it will be in a perfect depletion condition. By this, even if reverse voltage is impressed, current is prevented effectively, and it is stopped by only very minute leakage current I_r .

[0015] In addition, when the 2nd semiconductor region 4 is made into p form, inhibition of current is possible even if it does not form perfect depletion with the obstruction of the pn junction formed in this the 2nd semiconductor region 4 (p form) and 3rd semiconductor region 5 (n form). However, since the leakage current of hard flow flows also to pn junction, the current can be more effectively intercepted by forming perfect depletion, as described above.

[0016] The relation between the high impurity concentration which will be in a perfect depletion-ized condition at drawing 6, and silicon thickness was shown about the case where the 2nd semiconductor region 4 is p form. The case where the 2nd semiconductor region 4 was n form was shown in drawing 7. The plotted point is observation data. In order to acquire the effect by this invention, it turns out that what is necessary is to make high impurity concentration of the 2nd semiconductor region 4 into the concentration of the range to or less $[1 \times 10^{17} \text{cm}^{-3}]$ 3 manufacture limit, and just to make silicon thickness into the thickness of the range to hundreds of nm or less manufacture limit.

[0017] The continuous line of the 3rd phenomenon shown in drawing 2 showed reverse voltage/current characteristic. Unlike the Schottky barrier diode with which a reverse current increases, the rectifying device by this invention is only a minute reverse current, and has the property which was very excellent as a rectifying device, so that forward voltage is reduced.

[0018] as explained above, as compared with the Schottky barrier diode currently used conventionally, the rectifying device by this invention can reduce the forward voltage to which forward current begins to flow, and can attain low loss-ization -- in addition, it has the advantage that loss by the reverse current is also very small since the reverse current when impressing reverse voltage is also minute. Reduction of a forward voltage drop has a big advantage in efficient-ization of the switching power supply of business,

such as a microprocessor to which low-battery-ization of operating voltage progresses.

[0019] Even if it takes the configuration which carried out p form of structure which is [the gestalt of other operations] where the rectifying device of this invention was explained with the gestalt of the 1st operation, and n form reversely, it is needless to say that the same operation effect is acquired.

[0020]

[Effect of the Invention] As mentioned above, since it considered as the configuration which connected the gate electrode of the metal-oxide-semiconductor structure on a SOI substrate to the anode terminal according to this invention, current begins to flow from 0V of forward voltage, and a forward voltage drop lower than the forward voltage drop of the Schottky barrier diode currently used from the former can be realized. Moreover, at the time of reverse voltage impression, leakage current can be suppressed to a minute ** value by perfect depletion-ization for the thin silicon membrane structure by SOI. In this way, especially the rectifying device of this invention has the property which was excellent as a rectifying device of the switching power supply of low-power output voltage, and demonstrates a big effect to low loss-ization of switching power supply.

[Translation done.]

*** NOTICES ***

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the cross section of the rectifying device in which the gestalt of operation of the 1st of this invention is shown.

[Drawing 2] They are the voltage / current characteristic drawing of a rectifying device.

[Drawing 3] It is operation explanatory drawing at the time of forward voltage impression of the rectifying device of the gestalt of the 1st operation.

[Drawing 4] It is operation explanatory drawing at the time of reverse voltage impression of the rectifying device of the gestalt of the 1st operation.

[Drawing 5] It is the cross section of the conventional Schottky barrier diode.

[Drawing 6] It is property drawing showing the dependency of the high impurity concentration of silicon thickness formed into perfect depletion when making the 2nd semiconductor region into p form.

[Drawing 7] It is property drawing showing the dependency of the high impurity concentration of silicon thickness formed into perfect depletion when making the 2nd semiconductor region into n form.

[Description of Notations]

1: a support substrate, 2: pad insulating layer, and 3: -- the 1st semiconductor region and 4: -- the 2nd semiconductor region and 5: -- the 3rd semiconductor region, 6: gates insulator layer, and 7: -- the metal layer for wiring, 8: gates electrodes, the metal layer for 9: wiring, 10: anode terminal, and 11: cathode terminal. 21: A semiconductor substrate, the semiconductor region of 22: low concentration, 23: barrier metal, 24, the metal layer for 25: wiring, 26: anode terminal, 27 : cathode terminal.

[Translation done.]


* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.


1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

DRAWINGS


[Drawing 1]




[Drawing 2]



[Drawing 3]





[Translation done.]

(19) 日本国特許庁 (J P)

(12) 公開特許公報 (A)

(11) 特許出願公開番号

特開平9-153628

(43) 公開日 平成9年(1997)6月10日

(51)Int.Cl. ⁸	識別記号	序内整理番号	F I	技術表示箇所	
H 0 1 L	29/861		H 0 1 L	29/91	L
	27/12			27/12	Z
	29/872			29/48	F
	29/786			29/78	6 2 2

審査請求 未請求 請求項の数 2 F D (全 5 頁)

(21) 出願番号 特願平7-332514

(22) 出願日 平成7年(1995)11月29日

(71) 出願人 000004226

日本電信電話株式会社

東京都新宿区西新宿三丁目19番2号

(72) 発明者 山下 暢彦

東京都新宿区西新宿三丁目19番2号 日本
電信電話株式会社内

(72) 発明者 松本 聡

東京都新宿区西新宿三丁目19番2号 日本
電信電話株式会社内

(72) 発明者 谷内 利明

東京都新宿区西新宿三丁目19番2号 日本
電信電話株式会社内


(74) 代理人 弁理士 長尾 常明

(54) 【発明の名称】 整流素子

(57) 【要約】

【課題】 順方向電流が流れ始める順方向電圧を低くすると共に、逆方向電流を小さくすること。

【解決手段】 S O I 基板のシリコン薄膜内の第1の半導体領域3と第3の半導体領域5をn形に、第2の半導体領域2をp形にし、半導体領域3とゲート電極8をアノード端子10に接続し、半導体領域5をカソード端子11に接続した。



【特許請求の範囲】

【請求項 1】第 1 の主面側に埋込み絶縁層を有する支持基板と、

第 1 の導電形の第 1 の半導体領域、該第 1 の半導体領域に隣接し第 1 の導電形と反対の第 2 の導電形の第 2 の半導体領域、および該第 2 の半導体領域に隣接すると共に上記第 1 の半導体領域と隣接しない第 1 の導電形の第 3 の半導体領域を有し、上記絶縁層上面に設けられた単結晶半導体膜と、

上記第 2 の半導体領域の表面にゲート絶縁膜を介在して形成されたゲート電極と、

上記第 1 の半導体領域の表面にオーミックコンタクトされた第 1 の配線用金属層と、

上記第 3 の半導体領域の表面にオーミックコンタクトされた第 2 の配線用金属層とを具備し、

上記ゲート電極と上記第 1 の配線用金属層とを共通接続してアノード端子とすると共に、上記第 2 の配線用金属層をカソード端子としたことを特徴とする整流素子。

【請求項 2】第 1 の主面側に埋込み絶縁層を有する支持基板と、

第 1 の半導体領域、該第 1 の半導体領域に隣接し該第 1 の半導体領域と同一導電形で該第 1 の半導体領域に比べ低不純物濃度の第 2 の半導体領域、および該第 2 の半導体領域に隣接すると共に上記第 1 の半導体領域と隣接せず、上記第 1 の半導体領域と同一導電形で上記第 2 の半導体領域に比べ高不純物濃度の第 3 の半導体領域を有し、上記絶縁層上に設けられた単結晶半導体膜と、

上記第 2 の半導体領域の表面にゲート絶縁膜を介在して形成されたゲート電極と、

上記第 1 の半導体領域の表面にオーミックコンタクトされた第 1 の配線用金属層と、

上記第 3 の半導体領域の表面にオーミックコンタクトされた第 2 の配線用金属層とを具備し、

上記ゲート電極と上記第 1 の配線用金属層とを共通接続してアノード端子とすると共に、上記第 2 の配線用金属層をカソード端子としたことを特徴とする整流素子。

【発明の詳細な説明】

【0001】

【発明の属する技術分野】本発明は、DC-DC コンバータ等のスイッチング電源等に用いる整流素子に係り、特に順方向電流が流れ始める順方向電圧を低くし、且つ逆方向電流を小さくした整流素子に関するものである。

【0002】

【従来の技術】整流素子として一般に用いられているショットキーバリアダイオードの構造を図 5 に示す。同図において、21 は半導体基板、22 は低不純物濃度の半導体領域、23 はバリア金属、24、25 は配線用金属層、26 はアノード端子、27 はカソード端子である。この例では、例えば半導体基板 21 および半導体領域 22 は n 形のシリコン半導体が使用される。

【0003】ショットキーバリアダイオードの電圧／電流特性を図 2 に点線で示す。順方向電圧（アノード端子 26 がカソード端子 27 よりも高電位）を印加した場合、順方向電流が流れるには、ある程度の電圧が加わる必要がある。この順方向電圧は、バリア金属 23 やそのバリア金属 23 と半導体領域 22 との接合面の物理特性によって変化し、通常では 0.3 ～ 1.0 V 程度の大きさである。逆方向電圧（アノード端子 26 がカソード端子 27 よりも低電位）を印加した場合、ショットキーバリアダイオードの逆方向電流は大きく、順方向電圧とトレードオフの関係にある。

【0004】

【発明が解決しようとする課題】一般的に、整流素子における損失を低減するには、順方向電圧降下を低減する必要がある。特に、マイクロプロセッサ等においては動作電圧の低電圧化の進展が著しいので、これに 대응べく、電流を供給する DC-DC コンバータ等のスイッチング電源の出力電圧を低電圧化する際、整流素子による損失は相対的に大きくなり低電圧化の障害になるという問題がある。しかし、ショットキーバリアダイオードでは、上記要請に基づき順方向電圧降下を小さくすると、逆方向電流が増加するので、低損失化が難しいという問題があった。

【0005】本発明の目的は、順方向電流が流れ始める順方向電圧の低減とともに逆方向電流も低減させ、従来困難とされていた相反する特性を改善した整流素子を提供せんとするものである。

【0006】

【課題を解決するための手段】このために第 1 の発明は、第 1 の主面側に埋込み絶縁層を有する支持基板と、第 1 の導電形の第 1 の半導体領域、該第 1 の半導体領域に隣接し第 1 の導電形と反対の第 2 の導電形の第 2 の半導体領域、および該第 2 の半導体領域に隣接すると共に上記第 1 の半導体領域と隣接しない第 1 の導電形の第 3 の半導体領域を有し、上記絶縁層上面に設けられた単結晶半導体膜と、上記第 2 の半導体領域の表面にゲート絶縁膜を介在して形成されたゲート電極と、上記第 1 の半導体領域の表面にオーミックコンタクトされた第 1 の配線用金属層と、上記第 3 の半導体領域の表面にオーミックコンタクトされた第 2 の配線用金属層とを具備し、上記ゲート電極と上記第 1 の配線用金属層とを共通接続してアノード端子とすると共に、上記第 2 の配線用金属層をカソード端子としたことを特徴とする整流素子として構成した。

【0007】第 2 の発明は、第 1 の主面側に埋込み絶縁層を有する支持基板と、第 1 の半導体領域、該第 1 の半導体領域に隣接し該第 1 の半導体領域と同一導電形で該第 1 の半導体領域に比べ低不純物濃度の第 2 の半導体領域、および該第 2 の半導体領域に隣接すると共に上記第 1 の半導体領域と隣接せず、上記第 1 の半導体領域と同

一導電形で上記第2の半導体領域に比べ高不純物濃度の第3の半導体領域を有し、上記絶縁層上に設けられた単結晶半導体膜と、上記第2の半導体領域の表面にゲート絶縁膜を介在して形成されたゲート電極と、上記第1の半導体領域の表面にオーミックコンタクトされた第1の配線用金属層と、上記第3の半導体領域の表面にオーミックコンタクトされた第2の配線用金属層とを具備し、上記ゲート電極と上記第1の配線用金属層とを共通接続してアノード端子とすると共に、上記第2の配線用金属層をカソード端子としたことを特徴とする整流素子として構成した。

【0008】

【発明の実施の形態】

〔第1の実施の形態〕図1は本発明の第1の実施の形態を示す整流素子の断面図である。同図において、1は支持基板、2はその支持基板1の上面に形成した埋込み絶縁層である。3は第1の半導体領域、4は第2の半導体領域、5は第3の半導体領域であり、各々絶縁層2の上に形成された単結晶半導体膜内に横方向に連続し隣接して形成されている。また、6は第2の半導体領域4の上面に形成したゲート絶縁膜、7は第1の半導体領域3の上面にオーミックコンタクトした配線用金属層、8はゲート絶縁膜6の上面に形成したゲート電極、9は第3の半導体領域5の上面にオーミックコンタクトした配線用金属層である。10は配線用金属層7とゲート電極8を共通接続したアノード端子、11は配線用金属層9を接続したカソード端子である。

【0009】支持基板1としては例えば、シリコン、サファイア、ダイヤモンド等を、また第1～第3の半導体領域3～5を形成した単結晶半導体膜としては例えば、シリコン、ゲルマニウム、GaAs等が使用できる。ここでは、支持基板1、半導体領域3～5としてシリコンを使用し、その半導体領域3～5のシリコン膜の厚さが0.1～0.5 μm のSOI (Silicon on Insulator) 構造を使用することを想定している。第1の半導体領域3と第3の半導体領域5はn形で、配線用金属層7、9とのオーミックコンタクトを得るために不純物濃度を $1 \times 10^{19} \text{cm}^{-3} \sim 1 \times 10^{21} \text{cm}^{-3}$ の範囲の濃度とする。第2の半導体領域4はp形又はn形とし、n形とするときは第1、第3の半導体領域3、5の不純物濃度よりも低濃度とする。

【0010】さて、図3に示すようにアノード端子10が正、カソード端子11が負となるように電圧Eを印加（順方向）すると、第2の半導体領域4におけるゲート絶縁膜6との界面に、第2の半導体領域4がp形のときは反転層が形成され、低濃度のn形のときは蓄積層が形成され、この反転層または蓄積層はチャンネルとなる。この結果、第1～第3の半導体領域3～5の間が、同一の導電形で且つ低抵抗の第2の半導体領域4で接続される。すなわち、第1の半導体領域3→チャンネル→第3

の半導体領域5により電流経路が形成され、図3に示したように、順方向電流 I_f が流れる。

【0011】この電圧／電流特性を図2に実線で示す。順方向電流 I_f は図2の第1象現に表されている。上記したチャンネルの形成条件は、第2の半導体領域4の不純物濃度、ゲート絶縁膜6の厚さ、ゲート電極8の種類等の物理定数によって調整可能であり、アノード・カソード間の順方向印加電圧が0V以上でチャンネルが形成されるよう、その定数を選ぶことにより、図2に示したように順方向電流がほぼ0Vから流れる始める特性を実現することができる。

【0012】具体的には、例えば、第2の半導体領域4をp形とする場合には、その半導体領域4（p形）の不純物濃度を $5 \times 10^{15} \text{cm}^{-3}$ 、ゲート絶縁膜6の厚さを50nm、ゲート電極8をn形ポリシリコンとする。また、第2の半導体領域4をn形とする場合は、その半導体領域4（n形）の不純物濃度を $2 \times 10^{15} \text{cm}^{-3}$ 、ゲート絶縁膜6の厚さを50nm、ゲート電極8をp形ポリシリコンとする。このようにすることにより、前記した特性が得られる。

【0013】かくして、本発明による整流素子は、バリア金属の仕事関数やシリコン表面準位等である順方向電圧が必要なショットキーバリアダイオードよりも、順方向電圧降下を低減できることが、図2により明確化されている。

【0014】一方、逆方向電圧を印加した場合について図4で説明する。アノード端子10に対してカソード端子11よりも低い電圧 $-E$ （逆方向電圧）を印加すると、第2の半導体領域4にはチャンネルは形成されない。すなわち、この第2の半導体領域4は、SOI基板を用いた薄いシリコン膜で形成されているので、空乏層が第2の半導体領域4の全域を占め、完全空乏状態となる。これにより、逆方向電圧が印加されても効果的に電流を阻止し、ごく微小なリーク電流 I_r のみに抑えられる。

【0015】なお、第2の半導体領域4をp形とした場合、この第2の半導体領域4（p形）と第3の半導体領域5（n形）とで形成されるpn接合の障壁によって、完全空乏化しなくても電流の阻止は可能である。しかし、pn接合にも逆方向のリーク電流は流れるので、上記したように完全空乏化することによって、その電流をより効果的に遮断することができる。

【0016】図6に、完全空乏化状態となる不純物濃度とシリコン膜厚との関係を、第2の半導体領域4がp形の場合について示した。図7には第2の半導体領域4がn形の場合について示した。プロットした点は実測データである。本発明による効果を得るためには、第2の半導体領域4の不純物濃度を $1 \times 10^{17} \text{cm}^{-3}$ 以下製造限界までの範囲の濃度、シリコン膜厚を数百nm以下製造限界までの範囲の厚みにすれば良いことが分かる。

【0017】逆方向電圧／電流特性は、図2に示した第3現象の実線で示した。順方向電圧を低減するほど逆方向電流が増大してしまうショットキーバリアダイオードと異なり、本発明による整流素子は微小な逆方向電流だけであり、整流素子として非常に優れた特性を有する。

【0018】以上説明したように、従来使用されているショットキーバリアダイオードと比較して、本発明による整流素子は、順方向電流が流れ始める順方向電圧を低減し、低損失化を図ることができることに加えて、逆方向電圧を印加したときの逆方向電流も微小なので逆方向電流による損失も非常に小さいという利点を持っている。順方向電圧降下の低減は、動作電圧の低電圧化が進展するマイクロプロセッサ等用のスイッチング電源の高効率化に大きな利点を有するものである。

【0019】[その他の実施の形態] なお、本発明の整流素子は、第1の実施の形態で説明した構造のp形、n形を反対にした構成を採っても、同様の作用効果が得られることはいうまでもないことである。

【0020】

【発明の効果】以上から本発明によれば、SOI基板上のMOS構造のゲート電極をアノード端子に接続した構成としたので、順方向電圧の0Vから電流が流れ始め、従来から使用されているショットキーバリアダイオードの順方向電圧降下よりも低い順方向電圧降下を実現できる。また、SOIによる薄いシリコン膜構造のため、逆方向電圧印加時には完全空乏化によりリーク電流を微小値に抑えることができる。かくして、本発明の整流素

子は、特に低出力電圧のスイッチング電源の整流素子として優れた特性を持ち、スイッチング電源の低損失化に大きな効果を発揮するものである。

【図面の簡単な説明】

【図1】 本発明の第1の実施の形態を示す整流素子の断面図である。

【図2】 整流素子の電圧／電流特性図である。

【図3】 第1の実施の形態の整流素子の順方向電圧印加時の作用説明図である。

【図4】 第1の実施の形態の整流素子の逆方向電圧印加時の作用説明図である。

【図5】 従来のショットキーバリアダイオードの断面図である。


【図6】 第2の半導体領域をp形としたときの完全空乏化するシリコン膜厚の不純物濃度の依存性を示す特性図である。

【図7】 第2の半導体領域をn形としたときの完全空乏化するシリコン膜厚の不純物濃度の依存性を示す特性図である。


【符号の説明】

1：支持基板、2：埋込み絶縁層、3：第1の半導体領域、4：第2の半導体領域、5：第3の半導体領域、6：ゲート絶縁膜、7：配線用金属層、8：ゲート電極、9：配線用金属層、10：アノード端子、11：カソード端子。21：半導体基板、22：低濃度の半導体領域、23：バリア金属、24、25：配線用金属層、26：アノード端子、27：カソード端子。


【図1】




【図2】



【図3】



【図5】



【圖 7】

